 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| mke02p64m20sf0 ke02 sub-family supports the following: mke02z16vlc2(r), mke02z32vlc2(r), mke02z64vlc2(r), mke02z16vld2(r), mke02z32vld2(r), mke02z64vld2(r), mke02z32vlh2(r), mke02z64vlh2(r), mke02z32vqh2(r), and mke02z64vqh2(r) key features ? operating characteristics C voltage range: 2.7 to 5.5 v C flash write voltage range: 2.7 to 5.5 v C temperature range (ambient): -40 to 105c ? performance C up to 20 mhz arm? cortex-m0+ core C single cycle 32-bit x 32-bit multiplier C single cycle i/o access port ? memories and memory interfaces C up to 64 kb flash C up to 256 b eeprom C up to 4 kb ram ? clocks C oscillator (osc) - loop-controlled pierce oscillator, crystal or ceramic resonator range of 31.25 khz to 39.0625 khz or 4 mhz to 20 mhz C internal clock source (ics) - internal fll with internal or external reference, precision trimming of internal reference allowing 1% deviation across temperature range of 0 c to 70 c and 1.5% deviation across temperature range of -40 c to 105 c, up to 20 mhz C internal 1 khz low-power oscillator (lpo) ? system peripherals C power management module (pmc) with three power modes: run, wait, stop C low-voltage detection (lvd) with reset or interrupt, selectable trip points C watchdog with independent clock source (wdog) C programmable cyclic redundancy check module (crc) C serial wire debug interface (swd) C bit manipulation engine (bme) ? security and integrity modules C 64-bit unique identification (id) number per chip ? human-machine interface C up to 57 general-purpose input/output (gpio) C two 8-bit keyboard interrupt modules (kbi) C interrupt (irq) ? analog modules C one 16-channel 12-bit sar adc, operation in stop mode, optional hardware trigger (adc) C two analog comparators containing a 6-bit dac and programmable reference input (acmp) ? timers C one 6-channel flextimer/pwm (ftm) C two 2-channel flextimer/pwm (ftm) C one 2-channel periodic interrupt timer (pit) C one real-time clock (rtc) freescale semiconductor document number mke02p64m20sf0 data sheet: technical data rev 3, 07/2013 freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products. ? 2013 freescale semiconductor, inc.
? communication interfaces two spi modules (spi) three uart modules (uart) one i2c module (i2c) ? package options 64-pin qfp/lqfp 44-pin lqfp 32-pin lqfp ke02 sub-family data sheet, rev3, 07/2013. 2 freescale semiconductor, inc. table of contents 1 ordering parts ........................................................................... 4 1.1 determining valid orderable parts...................................... 4 2 part identification ...................................................................... 4 2.1 description......................................................................... 4 2.2 format ............................................................................... 4 2.3 fields ................................................................................. 4 2.4 example ............................................................................ 5 3 parameter classification ............................................................ 5 4 ratings ...................................................................................... 6 4.1 thermal handling ratings ................................................... 6 4.2 moisture handling ratings .................................................. 6 4.3 esd handling ratings ......................................................... 6 4.4 voltage and current operating ratings ............................... 6 5 general ..................................................................................... 7 5.1 nonswitching electrical specifications ............................... 7 5.1.1 dc characteristics ................................................. 7 5.1.2 supply current characteristics ............................... 14 5.1.3 emc performance ................................................. 15 5.2 switching specifications..................................................... 16 5.2.1 control timing ........................................................ 16 5.2.2 ftm module timing ............................................... 17 5.3 thermal specifications ....................................................... 18 5.3.1 thermal characteristics ......................................... 18 6 peripheral operating requirements and behaviors .................... 19 6.1 core modules .................................................................... 19 6.1.1 swd electricals .................................................... 19 6.2 external oscillator (osc) and ics characteristics ............. 20 6.3 nvm specifications ............................................................ 22 6.4 analog ............................................................................... 23 6.4.1 adc characteristics............................................... 24 6.4.2 analog comparator (acmp) electricals ................. 26 6.5 communication interfaces ................................................. 27 6.5.1 spi switching specifications .................................. 27 7 dimensions ............................................................................... 30 7.1 obtaining package dimensions ......................................... 30 8 pinout ........................................................................................ 31 8.1 signal multiplexing and pin assignments........................... 31 8.2 device pin assignment ...................................................... 33 9 revision history ......................................................................... 34 ke02 sub-family data sheet, rev3, 07/2013. freescale semiconductor, inc. 3 ordering parts 1.1 determining valid orderable parts valid orderable part numbers are provided on the web. to determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers: ke02z. part identification 2.1 description part numbers for the chip have fields that identify the specific part. you can use the values of these fields to determine the specific part you have received. 2.2 format part numbers for this device have the following format: q ke## a fff r t pp cc n 2.3 fields this table lists the possible values for each field in the part number (not all combinations are valid): field description values q qualification status m = fully qualified, general market flow p = prequalification ke## kinetis family ke02 a key attribute z = m0+ core fff program flash memory size 16 = 16 kb 32 = 32 kb 64 = 64 kb r silicon revision (blank) = main a = revision after main table continues on the next page... rdering parts e subamily data sheet rev /. reescale semiconductor nc. field description values t temperature range (c) ? v = 40 to 105 pp package identifier ? lc = 32 lqfp (7 mm x 7 mm) ? ld = 44 lqfp (10 mm x 10 mm) ? qh = 64 qfp (14 mm x 14 mm) ? lh = 64 lqfp (10 mm x 10 mm) cc maximum cpu frequency (mhz) ? 2 = 20 mhz n packaging type ? r = tape and reel ? (blank) = trays 2.4 example this is an example part number: mke02z64vqh2 3 parameter classification the electrical parameters shown in this supplement are guaranteed by various methods. to give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate: table 1. parameter classifications p those parameters are guaranteed during production testing on each individual device. c those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations. t those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. all values shown in the typical column are within this category. d those parameters are derived mainly from simulations. note the classification is shown in the column labeled c in the parameter tables where appropriate. parameter classification ke02 sub-family data sheet, rev3, 07/2013. freescale semiconductor, inc. 5 ratings 4.1 thermal handling ratings symbol description min. max. unit notes t stg storage temperature 55 150 c 1 t sdr solder temperature, lead-free 260 c 2 1. determined according to jedec standard jesd22-a103, high temperature storage life . . determined according to c/edec standard std moisture/reflow sensitivity classification for nonhermetic solid state surface mount devices . . moisture handling ratings symbol description min. max. nit notes msl moisture sensitivity level . determined according to c/edec standard std moisture/reflow sensitivity classification for nonhermetic solid state surface mount devices . . esd handling ratings symbol description min. max. nit notes hbm electrostatic discharge voltage human body model cdm electrostatic discharge voltage chargeddevice model lt latchup current at ambient temperature of c m . determined according to edec standard esd electrostatic discharge (esd) sensitivity testing human body model (hbm) . . oltage and current operating ratings absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. for functional operating conditions, refer to the remaining tables in this document. 4 ratings ke02 sub-family data sheet, rev3, 07/2013. 6 freescale semiconductor, inc. this device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either v ss or v dd ) or the programmable pullup resistor associated with the pin is enabled. table 2. voltage and current operating ratings symbol description min. max. unit v dd supply voltage 0.3 6.0 v i dd maximum current into v dd 120 ma v dio digital input voltage (except reset, etal, and tal) 0.3 v dd + 0.3 v v aio analog 1 , reset, etal, and tal input voltage 0.3 v dd + 0.3 v i d instantaneous maximum current single pin limit (applies to all port pins) 25 25 ma v dda analog supply voltage v dd 0.3 v dd + 0.3 v 1. analog pins are defined as pins that do not have an associated general-purpose i/o port function. general nonswitching electrical specifications 5.1.1 dc characteristics this section includes information about power supply requirements and i/o pin characteristics. table 3. dc characteristics symbol c descriptions min typical 1 max unit operating voltage 2.7 5.5 v v oh p output high voltage all i/o pins, standard- drive strength 5 v, i load = 5 ma v dd 0. v c 3 v, i load = 2.5 ma v dd 0. v p high current drive pins, high-drive strength 5 v, i load = 20 ma v dd 0. v c 3 v, i load = 10 ma v dd 0. v table continues on the next page... . eneral e subamily data sheet rev /. reescale semiconductor nc. table 3. dc characteristics (continued) symbol c descriptions min typical 1 max unit i oht d output high current max total i oh for all ports 5 v 100 ma 3 v 60 v ol p output low voltage all i/o pins, standard- drive strength 5 v, i load = 5 ma 0.8 v c 3 v, i load = 2.5 ma 0.8 v p high current drive pins, high-drive strength 2 5 v, i load =20 ma 0.8 v c 3 v, i load = 10 ma 0.8 v i olt d output low current max total i ol for all ports 5 v 100 ma 3 v 60 v ih p input high voltage all digital inputs v dd >4.5 v 0.70 v dd v v dd >2.7 v 0.75 v dd v il p input low voltage all digital inputs v dd >4.5 v 0.30 v dd v v dd >2.7 v 0.35 v dd v hys c input hysteresis all digital inputs 0.06 v dd mv |i in | p input leakage current all input only pins (per pin) v in = v dd or v ss 0.1 1 ?a |i oz | c hi-z (off- state) leakage current all input/output (per pin) v in = v dd or v ss 0.1 1 ?a |i oztot | c total leakage combined for all inputs and hi-z pins all input only and i/o v in = v dd or v ss 2 ?a r pu p pullup resistors all digital inputs, when enabled 30.0 50.0 k i ic d dc injection current 3 , 4 , 5 single pin limit v in < v ss , v in > v dd -0.2 2 ma total mcu limit, includes sum of all stressed pins -5 25 c in c input capacitance, all pins 7 pf v ram c ram retention voltage 2.0 v 1. typical values are measured at 25 c. characterized, not tested. 2. only ptb4, ptb5, ptd0, ptd1, pte0, pte1, pth0, and pth1 support ultra high current output. 3. all functional non-supply pins, except for pta2 and pta3, are internally clamped to v ss and v dd . 4. input must be current limited to the value specified. to determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large value. 5. power supply must maintain regulation within operating v dd range during instantaneous and operating maximum current conditions. if the positive injection current (v in > v dd ) is higher than i dd , the injection current may flow out of v dd and could result in external power supply going out of regulation. ensure that external v dd load will shunt current higher than maximum injection current when the mcu is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption). nonswitching electrical specifications ke02 sub-family data sheet, rev3, 07/2013. 8 freescale semiconductor, inc. table 4. lvd and por specification symbol c description min typ max unit v por d por re-arm voltage 1 1.5 1.75 2.0 v v lvdh c falling low-voltage detect thresholdhigh range (lvdv = 1) 2 4.2 4.3 4.4 v v lvw1h c falling low- voltage warning threshold high range level 1 falling (lvwv = 00) 4.3 4.4 4.5 v v lvw2h c level 2 falling (lvwv = 01) 4.5 4.5 4.6 v v lvw3h c level 3 falling (lvwv = 10) 4.6 4.6 4.7 v v lvw4h c level 4 falling (lvwv = 11) 4.7 4.7 4.8 v v hysh c high range low-voltage detect/warning hysteresis 100 mv v lvdl c falling low-voltage detect thresholdlow range (lvdv = 0) 2.56 2.61 2.66 v v lvw1l c falling low- voltage warning threshold low range level 1 falling (lvwv = 00) 2.62 2.7 2.78 v v lvw2l c level 2 falling (lvwv = 01) 2.72 2.8 2.88 v v lvw3l c level 3 falling (lvwv = 10) 2.82 2.9 2.98 v v lvw4l c level 4 falling (lvwv = 11) 2.92 3.0 3.08 v v hysdl c low range low-voltage detect hysteresis 40 mv v hyswl c low range low-voltage warning hysteresis 80 mv v bg p buffered bandgap output 3 1.14 1.16 1.18 v 1. maximum is highest voltage that por is guaranteed. 2. rising thresholds are falling threshold + hysteresis. 3. voltage factory trimmed at v dd = 5.0 v, temp = 25 c nonswitching electrical specifications ke02 sub-family data sheet, rev3, 07/2013. freescale semiconductor, inc. 9 typical i oh vs. v dd -v oh (standard drive strength) (v dd = 5 v) i oh (ma) v dd -v oh (v) figure 1. typical i oh vs. v dd -v oh (standard drive strength) (v dd = 5 v) typical i oh vs. v dd -v oh (standard drive strength) (v dd = 3 v) i oh (ma) v dd -v oh (v) figure 2. typical i oh vs. v dd -v oh (standard drive strength) (v dd = 3 v) nonswitching electrical specifications ke02 sub-family data sheet, rev3, 07/2013. 10 freescale semiconductor, inc. typical i oh vs. v dd - v oh (high drive strength) ( v dd = 5 v ) i oh ( ma ) v dd - v oh (v) figure 3. typical i oh vs. v dd -v oh (high drive strength) (v dd = 5 v) typical i oh vs. v dd -v oh (high drive strength) (v dd = 3 v) i oh (ma) v dd -v oh (v) figure 4. typical i oh vs. v dd -v oh (high drive strength) (v dd = 3 v) nonswitching electrical specifications ke02 sub-family data sheet, rev3, 07/2013. freescale semiconductor, inc. 11 typical i ol vs. v ol (standard drive strength) ( v dd = 5 v ) i ol ( ma ) v ol (v) figure 5. typical i ol vs. v ol (standard drive strength) (v dd = 5 v) typical i ol vs. v ol (standard drive strength) ( v dd = 3 v ) i ol ( ma ) v ol (v) figure 6. typical i ol vs. v ol (standard drive strength) (v dd = 3 v) nonswitching electrical specifications ke02 sub-family data sheet, rev3, 07/2013. 12 freescale semiconductor, inc. typical i ol vs. v ol (high drive strength) ( v dd = 5 v ) i ol ( ma ) v ol (v) figure 7. typical i ol vs. v ol (high drive strength) (v dd = 5 v) typical i ol vs. v ol (high drive strength) ( v dd = 3 v ) i ol ( ma ) v ol (v) figure 8. typical i ol vs. v ol (high drive strength) (v dd = 3 v) nonswitching electrical specifications ke02 sub-family data sheet, rev3, 07/2013. freescale semiconductor, inc. 13 5.1.2 supply current characteristics this section includes information about power supply current in various operating modes. table 5. supply current characteristics c parameter symbol bus freq v dd (v) typical 1 max unit temp c run supply current fei mode, all modules clocks enabled; run from flash ri dd 20 mhz 5 6.7 ma 40 to 105 ?c c 10 mhz 4.5 1 mhz 1.5 c 20 mhz 3 6.6 c 10 mhz 4.4 1 mhz 1.45 c run supply current fei mode, all modules clocks disabled; run from flash ri dd 20 mhz 5 5.3 ma 40 to 105 ?c c 10 mhz 3.7 1 mhz 1.5 c 20 mhz 3 5.3 c 10 mhz 3.7 1 mhz 1.4 p run supply current fbe mode, all modules clocks enabled; run from ram ri dd 20 mhz 5 9 14. ma 40 to 105 ?c c 10 mhz 5.2 1 mhz 1.45 p 20 mhz 3 . 11. c 10 mhz 5.1 1 mhz 1.4 p run supply current fbe mode, all modules clocks disabled; run from ram ri dd 20 mhz 5 12.3 ma 40 to 105 ?c c 10 mhz 4.4 1 mhz 1.35 p 20 mhz 3 7. 9.2 c 10 mhz 4.2 1 mhz 1.3 p wait mode current fei mode, all modules clocks enabled wi dd 20 mhz 5 5.5 ma 40 to 105 ?c c 10 mhz 3.5 1 mhz 1.4 c 20 mhz 3 5.4 10 mhz 3.4 1 mhz 1.4 p stop mode supply current no clocks active (except 1 khz lpo clock) 2 , 3 si dd 5 2 5 a 40 to 105 ?c p 3 1.9 0 40 to 105 ?c c adc adder to stop adlpc = 1 5 6 (64-, 44- pin packages) a 40 to 105 ?c table continues on the next page... nonswitching electrical specifications e subamily data sheet rev /. reescale semiconductor nc. table 5. supply current characteristics (continued) c parameter symbol bus freq v dd (v) typical 1 max unit temp adlsmp = 1 adco = 1 mode = 10b adiclk = 11b 42 (32-pin package) c 3 82 (64-, 44- pin packages) 41 (32-pin package) c lvd adder to stop 4 5 128 ?a 40 to 105 c c 3 124 1. data in typical column was characterized at 5.0 v, 25 c or is typical recommended value. 2. rtc adder causes i dd to increase typically by less than 1 ?a; rtc clock source is 1 khz lpo clock. 3. acmp adder causes i dd to increase typically by less than 1 ?a. 4. lvd is periodically woken up from stop by 5% duty cycle. the period is equal to or less than 2 ms. 5.1.3 emc performance electromagnetic compatibility (emc) performance is highly dependent on the environment in which the mcu resides. board design and layout, circuit topology choices, location and characteristics of external components as well as mcu software operation play a significant role in emc performance. the system designer must consult the following freescale applications notes, available on freescale.com for advice and guidance specifically targeted at optimizing emc performance. ? an2321: designing for board level electromagnetic compatibility ? an1050: designing for electromagnetic compatibility (emc) with hcmos microcontrollers ? an1263: designing for electromagnetic compatibility with single-chip microcontrollers ? an2764: improving the transient immunity performance of microcontroller-based applications ? an1259: system design and layout techniques for noise reduction in mcu- based systems nonswitching electrical specifications ke02 sub-family data sheet, rev3, 07/2013. freescale semiconductor, inc. 15 switching specifications 5.2.1 control timing table 6. control timing num c rating symbol min typical 1 max unit 1 p bus frequency (t cyc = 1/f bus ) f bus dc 20 mhz 2 p internal low power oscillator frequency f lpo 0.67 1.0 1.25 khz 3 d external reset pulse width t extrst 1.5 t cyc ns 4 d reset low drive t rstdrv 34 t cyc ns 5 d irq pulse width asynchronous path 2 t ilih 100 ns d synchronous path t ihil 1.5 t cyc ns 6 d keyboard interrupt pulse width asynchronous path 2 t ilih 100 ns d synchronous path t ihil 1.5 t cyc ns 7 c port rise and fall time - normal drive strength (load = 50 pf) t rise 10.2 ns c t fall 9.5 ns c port rise and fall time - high drive strength (load = 50 pf) 3 t rise 5.4 ns c t fall 4.6 ns 1. typical values are based on characterization data at v dd = 5.0 v, 25 c unless otherwise stated. 2. this is the shortest pulse that is guaranteed to be recognized as a reset pin request. 3. timing is shown with respect to 20% v dd and 80% v dd levels. temperature range -40 c to 105 c. ? ? ? ? ? ? ? ? 5.2.2 ftm module timing synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. these synchronizers operate from the current bus rate clock. table 7. ftm input timing no. c function symbol min max unit 1 d external clock frequency f tclk 0 f bus /4 hz 2 d external clock period t tclk 4 t cyc 3 d external clock high time t clkh 1.5 t cyc 4 d external clock low time t clkl 1.5 t cyc 5 d input capture pulse width t icpw 1.5 t cyc ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? thermal specifications 5.3.1 thermal characteristics this section provides information about operating temperature range, power dissipation, and package thermal resistance. power dissipation on i/o pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user- determined rather than being controlled by the mcu design. to take p i/o into account in power calculations, determine the difference between actual pin voltage and v ss or v dd and multiply by the pin current for each i/o pin. except in cases of unusually high pin current (heavy loads), the difference between pin voltage and v ss or v dd will be very small. table . thermal attributes board type symbol description 64 lqfp 64 qfp 44 lqfp 32 lqfp unit notes single-layer (1s) r the average chip-junction temperature (t j ) in c can be obtained from: t j = t a + (p d ' ja ) where: t a = ambient temperature, c ja = package thermal resistance, junction-to-ambient, c/w p d = p int + p i/o p int = i dd v dd , watts - chip internal power p i/o = power dissipation on input and output pins - user determined for most applications, p i/o << p int and can be neglected. an approximate relationship between p d and t j (if p i/o is neglected) is: p d = k (t j + 273 c) solving the equations above for k gives: k = p d (t a + 273 c) + ja (p d ) 2 where k is a constant pertaining to the particular part. k can be determined by measuring p d (at equilibrium) for an known t a . using this value of k, the values of p d and t j can be obtained by solving the above equations iteratively for any value of t a . 6 peripheral operating requirements and behaviors 6.1 core modules 6.1.1 swd electricals table 9. swd full voltage range electricals symbol description min. max. unit operating voltage 2.7 5.5 v j1 swdclk frequency of operation serial wire debug 0 25 mhz j2 swdclk cycle period 1/j1 ns j3 swdclk clock pulse width 20 ns table continues on the next page... eripheral operating reuirements and behaviors e subamily data sheet rev /. reescale semiconductor nc. table 9. swd full voltage range electricals (continued) symbol description min. max. unit ? serial wire debug j4 swd_clk rise and fall times 3 ns j9 swd_dio input data setup time to swd_clk rise 10 ns j10 swd_dio input data hold time after swd_clk rise 0 ns j11 swd_clk high to swd_dio data valid 32 ns j12 swd_clk high to swd_dio high-z 5 ns j2 j3 j3 j4 j4 swd_clk (input) figure 13. serial wire clock input timing j11 j12 j11 j9 j10 input data valid output data valid output data valid swd_clk swd_dio swd_dio swd_dio swd_dio figure 14. serial wire data timing peripheral operating requirements and behaviors ke02 sub-family data sheet, rev3, 07/2013. 20 freescale semiconductor, inc. 6.2 external oscillator (osc) and ics characteristics table 10. osc and ics specifications (temperature range = -40 to 105 ?c ambient) num c characteristic symbol min typical 1 max unit 1 c oscillator crystal or resonator low range (range = 0) f lo 31.25 39.0625 khz c high range (range = 1) fee or fbe mode f hi 4 20 mhz c high range (range = 1), high gain (hgo = 1), fbelp mode f hi 4 20 mhz c high range (range = 1), low power (hgo = 0), fbelp mode f hi 4 20 mhz 2 d load capacitors c1, c2 see note 3 3 d feedback resistor low frequency, low-power mode r f m low frequency, high-gain mode 10 m high frequency, low- power mode 1 m high frequency, high-gain mode 1 m 4 d series resistor - low frequency low-power mode 4 r s k high-gain mode 200 k 5 d series resistor - high frequency low-power mode 4 r s k d series resistor - high frequency, high-gain mode 4 mhz 0 k d 8 mhz 0 k d 16 mhz 0 k 6 c crystal start-up time low range = 31.25 khz crystal; high range = 20 mhz crystal, 6 low range, low power t cstl 1000 ms c low range, high power 800 ms c high range, low power t csth 3 ms c high range, high power 1.5 ms 7 t internal reference start-up time t irst 20 50 ?s 8 d square wave input clock frequency fee or fbe mode 2 f extal 0.03125 5 mhz d fbelp mode 0 20 mhz 9 p average target internal reference frequency - trimmed f int_t 31.25 khz 10 p dco output frequency range - trimmed f dco_t 16 20 mhz 11 p total deviation of dco output from trimmed frequency 5 over full voltage and temperature range table continues on the next page... eripheral operating reuirements and behaviors e subamily data sheet rev /. reescale semiconductor nc. table 10. osc and ics specifications (temperature range = -40 to 105 ?c ambient) (continued) num c characteristic symbol min typical 1 max unit 13 c long term jitter of dco output clock (averaged over 2 ms interval) 8 c jitter 0.02 0.2 %f dco 1. data in typical column was characterized at 5.0 v, 25 c or is typical recommended value. 2. when ics is configured for fee or fbe mode, input clock source must be divisible using rdiv to within the range of 31.25 khz to 39.0625 khz. 3. see crystal or resonator manufacturer?s recommendation. 4. load capacitors (c 1 ,c 2 ), feedback resistor (r f ) and series resistor (r s ) are incorporated internally when range = hgo = 0. 5. this parameter is characterized and not tested on each device. 6. proper pc board layout procedures must be followed to achieve specifications. 7. this specification applies to any time the fll reference source or reference divider is changed, trim value changed, dmx32 bit is changed, drs bit is changed, or changing from fll disabled (fbelp, fbilp) to fll enabled (fei, fee, fbe, fbi). if a crystal/resonator is being used as the reference, this specification assumes it is already running. 8. jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f bus . measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. noise injected into the fll circuitry via v dd and v ss and variation in crystal oscillator frequency increase the c jitter percentage for a given interval. osc extal xtal crystal or resonator r s c 2 r f c 1 figure 15. typical crystal or resonator circuit 6.3 nvm specifications this section provides details about program/erase times and program/erase endurance for the flash and eeprom memories. table 11. flash and eeprom characteristics c characteristic symbol min 1 typical 2 max 3 unit 4 d supply voltage for program/erase 40 ?c to 105 ?c v prog/erase 2.7 5.5 v d supply voltage for read operation v read 2.7 5.5 v table continues on the next page... eripheral operating reuirements and behaviors e subamily data sheet rev /. reescale semiconductor nc. table 11. flash and eeprom characteristics (continued) c characteristic symbol min 1 typical 2 max 3 unit 4 d nvm bus frequency f nvmbus 1 25 mhz d nvm operating frequency f nvmop 0.8 1 1.05 mhz d erase verify all blocks t vfyall 17338 t cyc d erase verify flash block t rd1blk 16913 t cyc d erase verify eeprom block t rd1blk 810 t cyc d erase verify flash section t rd1sec 484 t cyc d erase verify eeprom section t drd1sec 555 t cyc d read once t rdonce 450 t cyc d program flash (2 word) t pgm2 0.12 0.12 0.29 ms d program flash (4 word) t pgm4 0.20 0.21 0.46 ms d program once t pgmonce 0.20 0.21 0.21 ms d program eeprom (1 byte) t dpgm1 0.10 0.10 0.27 ms d program eeprom (2 byte) t dpgm2 0.17 0.18 0.43 ms d program eeprom (3 byte) t dpgm3 0.25 0.26 0.60 ms d program eeprom (4 byte) t dpgm4 0.32 0.33 0.77 ms d erase all blocks t ersall 96.01 100.78 101.49 ms d erase flash block t ersblk 95.98 100.75 101.44 ms d erase flash sector t erspg 19.10 20.05 20.08 ms d erase eeprom sector t derspg 4.81 5.05 20.57 ms d unsecure flash t unsecu 96.01 100.78 101.48 ms d verify backdoor access key t vfykey 464 t cyc d set user margin level t mloadu 407 t cyc c flash program/erase endurance t l to t h = -40 c to 105 c n flpe 10 k 100 k cycles c eeprom program/erase endurance tl to th = -40 c to 105 c n flpe 50 k 500 k cycles c data retention at an average junction temperature of t javg = 85c after up to 10,000 program/erase cycles t d_ret 15 100 years 1. minimum times are based on maximum f nvmop and maximum f nvmbus 2. typical times are based on typical f nvmop and maximum f nvmbus 3. maximum times are based on typical f nvmop and typical f nvmbus plus aging 4. t cyc = 1 / f nvmbus program and erase operations do not require any special power sources other than the normal v dd supply. for more detailed information about program/erase operations, see the flash memory module section in the reference manual. peripheral operating requirements and behaviors ke02 sub-family data sheet, rev3, 07/2013. freescale semiconductor, inc. 23 6.4 analog 6.4.1 adc characteristics table 12. 5 v 12-bit adc operating conditions characteri stic conditions symb min typ 1 max unit comment supply voltage absolute v dda 2.7 5.5 v delta to v dd (v dd -v ddad ) adc sar engine simplified channel select circuit simplified input pin equivalent circuit pad leakage due to input protection z as r as c as v adin v as z adin r adin r adin r adin r adin input pin input pin input pin c adin figure 16. adc input impedance equivalency diagram table 13. 12-bit adc characteristics (v refh = v dda , v refl = v ssa ) characteristic conditions c symb min typ 1 max unit supply current adlpc = 1 adlsmp = 1 adco = 1 t i dda 133 a supply current adlpc = 1 adlsmp = 0 adco = 1 t i dda 21 a supply current adlpc = 0 adlsmp = 1 adco = 1 t i dda 327 a supply current adlpc = 0 adlsmp = 0 adco = 1 t i ddad 52 990 a supply current stop, reset, module off t i dda 0.011 1 a adc asynchronous clock source high speed (adlpc = 0) p f adack 2 3.3 5 mhz table continues on the next page... eripheral operating reuirements and behaviors e subamily data sheet rev /. reescale semiconductor nc. table 13. 12-bit adc characteristics (v refh = v dda , v refl = v ssa ) (continued) characteristic conditions c symb min typ 1 max unit low power (adlpc = 1) 1.25 2 3.3 conversion time (including sample time) short sample (adlsmp = 0) t t adc 20 adck cycles long sample (adlsmp = 1) 40 sample time short sample (adlsmp = 0) t t ads 3.5 adck cycles long sample (adlsmp = 1) 23.5 total unadjusted error 12-bit mode t e tue 5.0 lsb 10-bit mode p 1.5 2.0 8-bit mode p 0.7 1.0 differential non- liniarity 12-bit mode t dnl 1.0 lsb 2 10-bit mode p 0.25 0.5 8-bit mode 3 p 0.15 0.25 integral non-linearity 12-bit mode t inl 1.0 lsb 2 10-bit mode t 0.3 0.5 8-bit mode t 0.15 0.25 zero-scale error 12-bit mode c e zs 2.0 lsb 2 10-bit mode p 0.25 1.0 8-bit mode p 0.65 1.0 full-scale error 6 12-bit mode t e fs 2.5 lsb 2 10-bit mode t 0.5 1.0 8-bit mode t 0.5 1.0 quantization error ?12 bit modes d e q 0.5 lsb 2 input leakage error 7 all modes d e il i in * r as mv temp sensor slope -40 c25 c d m 3.266 mv/c 25 c125 c 3.638 temp sensor voltage 25 c d v temp25 1.396 v 1. typical values assume v dda = 5.0 v, temp = 25 c, f adck =1.0 mhz unless otherwise stated. typical values are for reference only and are not tested in production. 2. 1 lsb = (v refh - v refl )/2 n 3. monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes 4. v adin = v dda 5. i in = leakage current (refer to dc characteristics) peripheral operating requirements and behaviors ke02 sub-family data sheet, rev3, 07/2013. 26 freescale semiconductor, inc. 6.4.2 analog comparator (acmp) electricals table 14. comparator electrical specifications c characteristic symbol min typical max unit d supply voltage v dda 2.7 5.5 v t supply current (operation mode) i dda 10 20 ?a d analog input voltage v ain v ss - 0.3 v dda v p analog input offset voltage v aio 40 mv c analog comparator hysteresis (hyst=0) v h 15 20 mv c analog comparator hysteresis (hyst=1) v h 20 30 mv t supply current (off mode) i ddaoff 60 na c propagation delay t d 0.4 1 ?s 6.5 communication interfaces 6.5.1 spi switching specifications the serial peripheral interface (spi) provides a synchronous serial bus with master and slave operations. many of the transfer attributes are programmable. the following tables provide timing characteristics for classic spi timing modes. see the spi chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. all timing is shown with respect to 20% v dd and 70% v dd , unless noted, and 100 pf load on all spi pins. all timing assumes slew rate control is disabled and high-drive strength is enabled for spi output pins. table 15. spi master mode timing nu m. symbol description min. max. unit comment 1 f op frequency of operation f bus /204 f bus /2 hz f bus is the bus clock 2 t spsck spsck period 2 x t bus 204 x t bus ns t bus = 1/f bus 3 t lead enable lead time 1/2 t spsck 4 t lag enable lag time 1/2 t spsck 5 t wspsck clock (spsck) high or low time t bus 30 1024 x t bus ns 6 t su data setup time (inputs) 15 ns 7 t hi data hold time (inputs) 0 ns t v data valid (after spsck edge) 25 ns 9 t ho data hold time (outputs) 0 ns 10 t ri rise time input t bus 25 ns table continues on the next page... eripheral operating reuirements and behaviors e subamily data sheet rev /. reescale semiconductor nc. table 15. spi master mode timing (continued) nu m. symbol description min. max. unit comment t fi fall time input 11 t ro rise time output 25 ns t fo fall time output (output) (output) miso (input) mosi (output) ss 1 (output) 2 6 7 msb in 2 bit 6 . . . 1 lsb in msb out 2 lsb out bit 6 . . . 1 9 5 5 3 (cpol 0) (cpol 1) 4 11 11 10 10 spsck spsck = = 2. lsbf = 0. for lsbf = 1, bit order is lsb, bit 1, ..., bit 6, msb. 1. if configured as an output. figure 17. spi master mode timing (cpha=0) < (input) (input) mosi (input) miso (output) 2 6 7 msb in bit 6 . . . 1 lsb in msb out slave lsb out bit 6 . . . 1 5 5 10 12 13 11 (cpol 0) (cpol 1) ss (input) 3 12 13 4 note: not defined slave 9 see note spsck spsck = = figure 20. spi slave mode timing (cpha=1) dimensions 7.1 obtaining package dimensions package dimensions are provided in package drawings. to find a package drawing, go to freescale.com and perform a keyword search for the drawings document number: if you want the drawing for this package then use this document number 32-pin lqfp 9ash70029a 44-pin lqfp 9ass23225w 64-pin qfp 9asb4244b 64-pin lqfp 9ass23234w 7 dimensions ke02 sub-family data sheet, rev3, 07/2013. 30 freescale semiconductor, inc. pinout 8.1 signal multiplexing and pin assignments the following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. the port control module is responsible for selecting which alt functionality is available on each pin. table 17. pin availability by package pin-count pin number lowest priority <-- -- highest 64-qfp/ lqfp 44-lqfp 32-lqfp port pin alt 1 alt 2 alt 3 alt 4 1 1 1 ptd1 1 kbi1p1 ftm2ch3 spi1mosi 2 2 2 ptd0 1 kbi1p0 ftm2ch2 spi1sck 3 pth7 4 pth6 5 3 pte7 ftm2clk ftm1ch1 6 4 pth2 busout ftm1ch0 7 5 3 vdd 6 4 vdda vrefh 2 9 7 5 vrefl 10 6 vssa vss 3 11 9 7 ptb7 i2c0scl etal 12 10 ptb6 i2c0sda tal 13 11 vss 14 pth1 1 ftm2ch1 15 pth0 1 ftm2ch0 16 pte6 17 pte5 1 12 9 ptb5 1 ftm2ch5 spi0pcs0 acmp1out 19 13 10 ptb4 1 ftm2ch4 spi0miso nmi acmp1in2 20 14 11 ptc3 ftm2ch3 adc0se11 21 15 12 ptc2 ftm2ch2 adc0se10 22 16 ptd7 kbi1p7 uart2t 23 17 ptd6 kbi1p6 uart2r 24 1 ptd5 kbi1p5 25 19 13 ptc1 ftm2ch1 adc0se9 26 20 14 ptc0 ftm2ch0 adc0se 27 ptf7 adc0se15 table continues on the next page... inout e subamily data sheet rev /. reescale semiconductor nc. table 17. pin availability by package pin-count (continued) pin number lowest priority <-- --> highest 64-qfp/ lqfp 44-lqfp 32-lqfp port pin alt 1 alt 2 alt 3 alt 4 28 ptf6 adc0_se14 29 ptf5 adc0_se13 30 ptf4 adc0_se12 31 21 15 ptb3 kbi0_p7 spi0_mosi ftm0_ch1 adc0_se7 32 22 16 ptb2 kbi0_p6 spi0_sck ftm0_ch0 adc0_se6 33 23 17 ptb1 kbi0_p5 uart0_tx adc0_se5 34 24 18 ptb0 kbi0_p4 uart0_rx adc0_se4 35 ptf3 36 ptf2 37 25 19 pta7 ftm2_flt2 acmp1_in1 adc0_se3 38 26 20 pta6 ftm2_flt1 acmp1_in0 adc0_se2 39 pte4 40 27 vss 41 28 vdd 42 ptf1 43 ptf0 44 29 ptd4 kbi1_p4 45 30 21 ptd3 kbi1_p3 spi1_pcs0 46 31 22 ptd2 kbi1_p2 spi1_miso 47 32 23 pta3 4 kbi0_p3 uart0_tx i2c0_scl 48 33 24 pta2 4 kbi0_p2 uart0_rx i2c0_sda 49 34 25 pta1 kbi0_p1 ftm0_ch1 acmp0_in1 adc0_se1 50 35 26 pta0 kbi0_p0 ftm0_ch0 acmp0_in0 adc0_se0 51 36 27 ptc7 uart1_tx 52 37 28 ptc6 uart1_rx 53 pte3 spi0_pcs0 54 38 pte2 spi0_miso 55 ptg3 56 ptg2 57 ptg1 58 ptg0 59 39 pte1 1 spi0_mosi 60 40 pte0 1 spi0_sck ftm1_clk 61 41 29 ptc5 ftm1_ch1 rtco 62 42 30 ptc4 rtco ftm1_ch0 acmp0_in2 swd_clk 63 43 31 pta5 irq ftm0_clk reset 64 44 32 pta4 acmp0_out swd_dio 1. this is a high-current drive pin when operated as output. pinout ke02 sub-family data sheet, rev3, 07/2013. 32 freescale semiconductor, inc. 2. vrefh and vdda are internally connected. 3. vssa and vss are internally connected. 4. this is a true open-drain pin when operated as output. note when an alternative function is first enabled, it is possible to get a spurious edge to the module. user software must clear any associated flags before interrupts are enabled. table 17 illustrates the priority if multiple modules are enabled. the highest priority module will have control over the pin. selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. disable all modules that share a pin before enabling another module. .2 device pin assignment ptf0 ptf2 ptb1 ptb2 ptf6 ptc3 2. true open drain pins pte6 ptg3 ptf1 ptf3 ptb0 ptb3 ptf4 ptf5 ptf7 pta7 pta6 pte4 vss vdd ptd4 ptd3 ptd2 pta3 2 pta2 2 ptg0 ptg2 ptg1 pta1 pta0 ptc7 ptc6 pte3 pte2 pte1 1 pte0 1 ptc5 ptc4 pta5 pta4 ptd1 1 ptd0 1 pth7 pth6 pte7 pth2 vdd vdda/vrefh vrefl vss vssa/vss ptb7 ptb6 pth1 1 pth0 1 pte5 ptb5 1 ptb4 1 ptc2 ptd7 ptd6 ptd5 ptc1 ptc0 1. high source/sink current pins pins in bold are not available on less pi n-count packages. 37 17 1 19 20 21 22 23 24 25 26 27 2 29 30 31 32 1 2 3 4 5 6 7 9 10 12 11 13 14 15 16 39 40 3 36 35 34 33 41 42 43 44 45 46 47 4 49 50 51 52 53 54 55 56 57 59 5 60 61 62 63 64 figure 21. 64-pin qfp/lqfp packages pinout ke02 sub-family data sheet, rev3, 07/2013. freescale semiconductor, inc. 33 ptb1 ptb2 ptc3 2. true open drain pins ptb0 ptb3 pta7 pta6 vss vdd ptd4 ptd3 ptd2 pta2 2 pta1 pta0 ptc7 ptc6 pte2 pte1 1 pte0 1 ptc5 ptc4 pta5 pta4 ptd1 1 ptd0 1 pte7 pth2 vdd vdda /vrefh vrefl vss vssa/vss ptb7 ptb6 ptb5 1 ptb4 1 ptc2 ptd7 ptd6 ptd5 ptc1 ptc0 1. high source/sink current pins pins in bold are not available on less pi n-count packages. 37 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 1 2 3 4 5 6 7 8 9 10 12 11 13 14 15 16 39 40 38 36 35 34 33 41 42 43 44 pta3 2 figure 22. 44-pin lqfp package ptb1 ptb2 ptc3 2. true open drain pins ptb0 ptb3 pta7 pta6 ptd3 ptd2 pta2 2 pta1 pta0 ptc7 ptc6 ptc5 ptc4 pta5 pta4 ptd1 1 ptd0 1 vdd vdda /vrefh vrefl vssa/vss ptb7 ptb6 ptb5 1 ptb4 1 ptc2 ptc1 ptc0 1. high source/sink current pins 17 1 19 20 21 22 23 24 25 26 27 2 29 30 31 32 1 2 3 4 5 6 7 9 10 12 11 13 14 15 16 pta3 2 figure 23. 32-pin lqfp package 9 revision history the following table provides a revision history for this document. revision history ke02 sub-family data sheet, rev3, 07/2013. 34 freescale semiconductor, inc. table 18. revision history rev. no. date substantial changes 3 07/2013 initial public release. revision history ke02 sub-family data sheet, rev3, 07/2013. freescale semiconductor, inc. 35 how to reach us: hoe ae: eescaeco e ot: eescaecosot oato ths ocet s oe soe to eae sste a sotwae eetes to se eescae octs hee ae o eess o e coht ceses ate heee to es o acate a teate ccts ase o the oato ths ocet eescae esees the ht to ae chaes wthot the otce to a octs hee eescae aes o waat eesetato o aatee ea the stat o ts octs o a atca ose o oes eescae asse a at as ot o the acato o se o a oct o cct a secca scas a a a at c wthot tato coseeta o ceta aaes ca aaetes that a e oe eescae ata sheets ao seccatos ca a o a eet acatos a acta eoace a a oe te oeat aaetes c tcas st e aate o each cstoe acato cstoes techca eets eescae oes ot coe a cese e ts atet hts o the hts o othes eescae ses octs sat to staa tes a cotos o sae whch ca e o at the oow aess: eescaecoaesesaotos eescae the eescae oo a ets ae taeas o eescae ecocto c re u at othe oct o sece aes ae the oet o the esecte owes r a ote ae the estee taeas o r te eescae ecocto c ocet e reso |
Price & Availability of MKE02Z64VLH2R
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |